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DP-ﬁll: A Dynamic Programming approach to X-ﬁlling for
minimizing peak test power in scan tests
Abstract—At-speed testing is crucial to catch small delay defects that
occur during the manufacture of high performance digital chips. Launch-
Off-Capture (LOC) and Launch-Off-Shift (LOS) are two prevalently used
schemes for this purpose. LOS scheme achieves higher fault coverage
while consuming lesser test time over LOC scheme, but dissipates higher
power during the capture phase of the at-speed test. Excessive IR-drop
during capture phase on the power grid causes false delay failures
leading to signiﬁcant yield reduction that is unwarranted. As reported in
literature, an intelligent ﬁlling of don‘t care bits (X-ﬁlling) in test cubes
has yielded signiﬁcant power reduction. Given that the tests output by
automatic test pattern generation (ATPG) tools for big circuits have large
number of don‘t care bits, the X-ﬁlling technique is very effective for
them. Assuming that the design for testability (DFT) scheme preserves
the state of the combinational logic between capture phases of successive
patterns, this paper maps the problem of optimal X-ﬁlling for peak power
minimization during LOS scheme to a variant of interval coloring problem
and proposes a dynamic programming (DP) algorithm for the same along
with a theoretical proof for its optimality. To the best of our knowledge,
this is the ﬁrst ever reported X-ﬁlling algorithm that is optimal. The
proposed algorithm when experimented on ITC99 benchmarks produced
peak power savings of up to 34% over the best known low power X-ﬁlling
algorithm for LOS testing. Interestingly, it is observed that the power
savings increase with the size of the circuit.
Keywords: Digital Systems Testing, Peak Test Power, X-ﬁlling,
Dynamic Programming
I. INTRODUCTION
The exponential scaling of metal-oxide-semiconductor (MOS) tran-
sistor feature size with successive technology generations has led to
an exponential increase in on-chip power densities, causing thermal
hot-spots. The power dissipation during the test mode of a chip
is often several times higher than the power dissipation during the
normal functioning of the chip [1], [2]. Excessive average power
leads to thermal stress and excessive peak power causes unacceptable
dynamic IR-drop leading to false delay failures, which are important
issues motivating low power test.
Excessive IR-drop speciﬁc to test mode can lead to delay failures
that are not observed during the normal functioning of the chip [3],
[4], thereby leading to discarding good chips as faulty, ultimately
reducing their ﬁnal yield. This paper focuses on reduction in peak
test power through minimization of peak switching activity. The
test cubes for large circuits are typically dominated by don‘t care
(X) bits as shown in column 4 of Table I, making X-ﬁlling an
effective technique for minimizing peak test power. Motivated by this,
this paper proposes an analytical solution for solving the problem
of optimal X-ﬁlling for minimizing peak test power. The main
contributions of this paper are as follows:
• Given a test cube ordering, mapping the problem of optimal X-
ﬁlling for minimizing peak test power to a variant of interval
coloring problem which we refer to as bottleneck coloring
problem; and,
• Proposing a polynomial time algorithm for the bottleneck col-
oring problem.
The formal deﬁnition for the problem of X-ﬁlling for test peak
power minimization is shown in section IV. Our mapping of the
optimal X-ﬁlling problem to the bottleneck coloring problem is
TABLE I
X % : AVERAGE % OF X-BITS IN TEST CUBES. PIs AND FFs STAND FOR
PRIMARY INPUTS AND FLIP-FLOPS RESPECTIVELY.
Benchmark #(PIs+ FFs) # Gates X %
b01 5 57 7.1
b02 4 31 5
b03 29 103 70.4
b04 77 615 64.4
b05 35 608 36.8
b06 5 60 12.5
b07 50 431 58.6
b08 30 196 60.4
b10 28 217 58.7
b11 38 574 64.1
b12 126 1.6K 76.9
b13 53 596 65.4
b14 275 5.4K 77.9
b15 485 8.7K 87.8
b17 1452 27.99K 89.9
b18 3357 75.8K 86.9
b19 6666 146.5K 89.8
b20 522 9.4K 75.3
b21 522 9.4K 73.2
b22 767 13.4K 74.1
explained in section V. Following this, the proposed algorithm for
optimal X-ﬁlling along with its proof of correctness is shown in
section V. The experimental setup used in this paper to implement
the proposed algorithm, the results thus obtained by applying it, and
comparing the same with the best known techniques proposed in the
literature are shown in section VII. Section VIII concludes the paper.
II. RELATED WORK
There have been several techniques proposed in the past for
minimizing peak test power. These techniques can be broadly cat-
egorized into circuit level [1], [5]–[7], gate level [9]–[12] and system
level [13], [15]–[17], [20] techniques. Circuit level techniques include
supply gating [6], scan ﬂip-ﬂop redesign [1], [5] and supply voltage
scaling [7], [8]. Gate level techniques include clock gating [10],
[15], scan cell output gating [12], and low power scan chain syn-
thesis [1], [5], [8]–[10]. System level techniques include low power
test pattern generation [16], power aware test scheduling [17], test
pattern ordering [13], [14], [20] and X-ﬁlling [19], [21], [22]. All of
these X-ﬁlling techniques for Launch-On-Shift (LOS) scheme [19],
[21], [22] are heuristics without a performance guarantee. This paper
proposes a theoretical framework to arrive at an optimal X-ﬁlling
for minimizing peak test power. The following sections motivate this
theoretical framework, the underlying design for testability (DFT)
scheme necessary to apply the proposed technique, its proof of
optimality and the results obtained after applying the same on
benchmarks. To the best of our knowledge, this is the ﬁrst ever
reported X-ﬁlling algorithm that is optimal.
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III. MOTIVATION
In scan based test, the input test pattern is serially shifted in,
while serially shifting out the response for previous test pattern.
An important assumption that is made about the role of the DFT
architecture is that it preserves the state in which the combinational
logic settles down after launching the current test pattern and before
capturing the response, until the launching of next test pattern.
The scan architecture can be made to satisfy this property with
minimal area and physical design overhead [18]. If the combinational
state preservation property can be ensured, the combinational part
of the circuit behaves in such a way as if the test patterns are
applied one after the other. Once this property is satisﬁed, since
the combinational logic is undisturbed during scan-shift and capture
phases, as far as application of test patterns is concerned, the
sequential circuit behaves like a combinational circuit. Thus, test
pattern ordering technique that was proposed earlier for reducing test
power in combinational circuits [13], [20] becomes equally effective
for sequential circuits. Having understood this, the next step is to
compute a test pattern ordering that achieves the same.
Once the test pattern ordering is computed, the next step is to
minimize the peak toggles at the inputs (primary inputs and the scan
cell outputs) through ﬁlling of the X-bits in test patterns (cubes) with
binary values. The expectation is that reducing the input toggles leads
to lower power dissipation inside the circuit, as shown previously
in [20].
The most recent and effective X-ﬁlling algorithm for peak power min-
imization during LOS scheme is X-Stat [22]. The X-Stat algorithm
follows a two phase approach. In the ﬁrst phase, it uses adjacent X-
ﬁll technique to convert don‘t care (X-bit) stretches 0XX...X1 and
1XX...X0 into smaller X-bit stretches 0X1 and 1X0 respectively as
shown in Phase 1 column of Fig 1. In the second phase, it replaces
X-bits by either 0 or 1 in order to minimize peak toggles as shown in
Phase 2 column of Fig 1. This ﬁgure shows that the global minimum
peak toggles is 2 (shown under the Optimum-Fill column), while the
minimum peak toggles achieved by XStat technique is 3, making it
sub-optimal. Because of greedy approach used in Phase 1 of XStat
technique, it does not achieve the global optimal-ﬁll for peak toggle
reduction. Motivated by this, we choose a Dynamic Programming
paradigm which takes global picture into consideration and optimally
ﬁll the X-bits with binary values to achieve the best reduction in peak
toggles.
Fig. 1. X-Stat [22] vs Optimum-Fill
IV. PEAK TOGGLE MINIMIZATION PROBLEM
Objective: Given a sequence of test cubes T1, T2, ...Tn each of
length m, replace each don‘t care in test cubes by either 0 or 1 such
that max{hd(T1, T2), hd(T2, T3), ...hd(Tn−1, Tn)} is minimized,
where hd(Ti, Ti+1) is the Hamming distance between test cubes
Ti, Ti+1 after replacing don‘t cares by either 0 or 1.
This problem can be formulated as a variant of interval coloring
problem, which we call Bottleneck Coloring Problem. Next, we
explain and deﬁne Bottleneck Coloring Problem and how peak power
minimization is an instance of this problem. Since our objective is to
minimize the peak toggles we are naming this problem as Bottleneck
Coloring Problem.
V. BOTTLENECK COLORING PROBLEM (BCP)
A. Problem Explanation in Terms of Hotel Room Booking
Suppose a hotel received several guest requests for accommodation
each of which has a start-date and end-date of a time period, and
asking the hotel to provide accommodation for exactly one day which
falls in the given period. The aim of the hotel is to assign rooms to all
guest requests such that number of guests staying in the hotel on any
given day is minimized, which is a variant of the interval coloring
problem [23].
B. Mathematical Deﬁnition of Problem
• Let S = (s1, e1), (s2, e2) . . . (sk, ek) be a sequence of intervals
such that si and ei are integers corresponding to starting and
ending times of interval i respectively, for all 1 ≤ i ≤ k.
• Let max color = max(e1, e2, e3, . . . ek).
• Let { c1, c2, c3 . . . cmax color } be a set of colors.
• For each interval (si, ei) assign a color cj such that si ≤ j ≤ ei.
• Let h1, h2, h3 . . . hmax color be a sequence of integers such
that hj be the number of intervals which are assigned color cj .
• Our objective is to assign colors to intervals such that
max(h1, h2 . . . hmax color) is minimized.
Here, Each interval corresponds to a accommodation request in the
subsection V-A. Each color corresponds to a day. Assigning color cj
to the interval (si, ei) is same as allocation of hotel room on jth
day to this request. Note that hj denotes the number of guests who
are assigned room on jth day.
C. Mapping of Input Peak Toggle Minimization Problem to the BCP
• Let T1, T2, ...Tn be a sequence of test cubes each of length m
• Construct a m×n matrix A such that ith column of A is equal
to the test cube Ti.
• for i = 1 → m do
/* Preprocessing of 0XX..X0,1XX..X1
stretches */
If { ith row contain a sub-sequence 0XX...X0} then replace
every don‘t care in this sub-sequence by zero since there exists
an optimal solution in which all of these don‘t cares are replaced
by zeros irrespective of how other don‘t cares are replaced.
If { ith row contain a sub-sequence 1XX...X1} then replace every
don‘t care in this sub-sequence by one since there exists an
optimal solution in which all of these don‘t cares are replaced
by ones irrespective of how other don‘t cares are replaced.
end
• Let S=φ
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• for i = 1 → m do
/* Creating intervals for 0XX..X1,1XX..X0
stretches */
If there exist k < l such that Ai,k = 0, Ai,l = 1 and
Ai,k+1...Ai,l−1 are don‘t cares then append an interval (k, l−1)
to sequence of intervals S.
Comment 1 : Note that there exists an optimal solution to Peak
Toggle Minimization Problem such that Ai,k = 0, Ai,k+1 =
0,. . . , Ai,j = 0, Ai,j+1 = 1, Ai,j+2 = 1,. . . , Ai,l = 1, where
k ≤ j < l, irrespective of how other don‘t cares are replaced.
There is only one toggle between jth and j + 1th test vectors
in this sub-sequence. The color assigned to this newly added
interval in the solution of BCP captures the location of this
toggle in this sub-sequence.
If there exist k < l such that Ai,k = 1, Ai,l = 0 and
Ai,k+1...Ai,l−1 are don‘t cares then append an interval (k, l−1)
to sequence of intervals S.
Comment 2 : Note that there exists an optimal solution to Peak
Toggle Minimization Problem such that Ai,k = 1, Ai,k+1 =
1,. . . , Ai,j = 1, Ai,j+1 = 0, Ai,j+2 = 0,. . . , Ai,l = 0, where
k ≤ j < l, irrespective of how other don‘t cares are replaced.
There is only one toggle between jth and j + 1th test vectors
in this sub-sequence. The color assigned to this newly added
interval in the solution of BCP captures the location of this
toggle in this sub-sequence.
end
Each row of the matrix represents an input pin to the circuit
(corresponds to a guest in BCP) and each column represents a
test cube (corresponds to a day in the BCP formulation as per
section V-A). A toggle in ith row, from jth position to (j + 1)th
position corresponds to a hotel room allocation for ith customer on
jth day. The BCP ensures that the number of allocations on any
given day is minimized, which in the current context translates to
minimization of number of peak toggles on any given test cycle
(launch-capture duration).
D. Constructing Optimal solution for Peak Toggle Minimization
Problem from Optimal solution for Bottleneck Coloring Problem
• Suppose color cj is assigned to interval (si, ei) in the given
optimal solution for Bottleneck Coloring Problem .
• Look at the row in matrix A correspond to interval (si, ei),
make all bits from column si to column j same as bit value at
column si and make all bits from column j+1 to column ei+1
same as bit value at column ei + 1
VI. ALGORITHM
A. Dynamic Programming Approach to compute Lower-Bound (LB)
for Bottleneck Coloring Problem
Algorithm 1 gives the lower bound on the number of intervals which
are assigned the same color. This algorithm can be implemented such
that running time is O(k2), where k is the number of intervals.
B. Greedy Approach to Bottleneck Coloring Problem
Algorithm 2 assigns colors to intervals such that for each interval
(si,ei) it assigns i a color cj , where si ≤ j ≤ ei, and maximum
number of intervals which are assigned the same color is at most
the lower bound value computed in Algorithm 1. We call this
algorithm as Optimal X-ﬁlling Algorithm (DP-Fill). Running time
of this algorithm is O (k log k), where k is the number of intervals
Algorithm 1: Computing Lower-Bound
Input: S= (s1, e1),(s2, e2) . . . (sk, ek) be a sequence of
intervals
Output: Lower-Bound Value.
Let Ti,j , where i ≤ j, denotes number of intervals whose1
starting time is ≥ i and ending time is ≤ j;
If i > j then let Ti,j = 0 else Ti,j can be expressed recursively2
as follows : Ti,j = Ti,j−1 + Ti+1,j - Ti+1,j−1 + Number of
intervals whose staring time is equal to i and ending time is
equal to j.
/* Note that Ti+1,j−1 is subtracted since the
set of intervals whose starting time is
at least i+ 1 and ending time is at most
j − 1 are counted in both Ti,j−1 , Ti+1,j. */
Let max color = max(e1, e2 . . . ek)3
Lowerbound LB = max{ Ti,j
j−i+1|1 ≤ i ≤ j ≤ max color}4
/* If we take any interval whose starting
time is at least i and ending time at
most j then we should assign a color ck
to this interval such that i <= k <= j.
This means there exists a color ck such
that at least  Ti,j
j−i+1 intervals are
assigned color ck, where i <= k <= j */
Result: return LB
Algorithm 2: Assigning color to intervals
Input: S= (s1, e1),(s2, e2) . . . (sk, ek) be a sequence of
intervals, LB - lower-bound
Output: Intervals with assigned colors
Sort the intervals in S based on starting time.1
Let H be a min heap. Each node of this heap can store2
information of an interval (starting time and ending time).
Nodes of this heap are ordered by ending times of intervals i.e
ending time of interval stored in a node is less than or equal to
ending times of intervals stored in that node’s children.
for i = 1 → n do3
Insert into heap H all intervals whose starting time is equal4
to i.
/* if we take any interval in H starting
time is at most i. */
Remove top l elements from heap and assign color ci,5
where l = min(current heap size, LB);
/* The reason for picking top elements
and assigning colors ci is we want to
assign colors to intervals which are
ending soon. We prove in section Proof of
correctness that ending times of all
these removed intervals are at least i.
*/
end6
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C. Proof of correctness
In the following paragraph we will prove that at the end of ith
iteration of Algorithm 2 ending times of all intervals contained in min
heap are greater than i. This means each interval (si,ei) it assigned
a color cj such that si ≤ j ≤ ei.
Suppose at the end of some iteration i min heap contains an interval
whose ending time is greater than i. Let i be such that it’s value is
minimum. Let j < i such that number of intervals which are assigned
color in jth iteration is less than lower bound. Let j be such that
it’s value is maximum. If there is no such a j then let j = 0. Let
j < k < i such that in the kth iteration the above algorithm assigned
color to an interval whose ending time is more than i. Let k be such
that it’s value is maximum. If there is no such k then let k = j.
Ending times and starting times of all intervals which are assigned
color from k + 1th iteration to ith iteration are less than or equal
i and greater than k respectively. Note that the number of intervals
which are assigned colors from k + 1th iteration to ith is equal to
lowerbound ∗(i−k) and min heap contains an interval whose ending
time is equal to i and starting time is greater than k. This implies
number of intervals whose starting time is greater than k and ending
time is less than or equal to i is more than lowerbound ∗ (i − k),
which is a contradiction.
D. Test Vector Ordering Algorithm
For a given vector ordering, Algorithm 2 gives the optimum value of
peak input toggles. Note that if the length of don‘t care stretches in
the rows of matrix A (which is deﬁned in section V-C) is high, then
the optimum value of peak input toggles is small. To achieve such
a large don‘t cares stretches in the rows of matrix A we propose
the following test vector ordering algorithm, we call this ordering
as interleaved test vector ordering (I-Ordering). Experimentally we
observed that the number of times the while loop in Algorithm 3
gets executed is O(log(n)), where n is number of test vectors. This
experimental observation is shown in Figures 2(a) and 2(b).
Fig 2(c) analyzes the don‘t care stretch statistics in the test cubes
of b19 circuit, for different test vector orderings. One can observe
that I-Ordering increases the sizes of don‘t care stretches, which are
ﬁnally exploited by the proposed X-ﬁlling Algorithm 2 to achieve
the best possible peak toggle savings. The next section explains
the experimental setup used to implement the described algorithms
and compare the peak toggle savings obtained using the proposed
algorithm to that of a commercial tool as well as techniques proposed
in the prior literature.
VII. EXPERIMENTAL SETUP AND RESULTS
We have considered the ITC’99 benchmark suite to validate
our algorithms. Synthesis, test generation and place-and-route
(PAR) phases of different benchmark circuits are performed us-
ing DesignCompilerTM , TetraMaxTM and SoCEncounterTM
tools respectively, using a 45nm standard library. After PAR phase,
the interconnect capacitances are extracted to compute actual power
values. Tables II and III show comparison of peak input toggles for
various X-ﬁlling methods w.r.t to test vector orderings given by the
TetraMaxTM tool and the XStat method [22] respectively. Each
row in these tables corresponds to a benchmark circuit. The shaded
cell in each row corresponds to best X-ﬁlling method among all
X-ﬁlling methods for the given ordering. We can observe that the
proposed DP-ﬁll method consistently performed better than all the
other X-ﬁlling methods, under both the test vector orderings. This
is because, under a given ordering, DP-ﬁll is an optimal algorithm
for minimizing peak input toggles. Next we will evaluate the impact
Algorithm 3: Computing Test vector Ordering
Input: T = T1, T2,.. Tn be the set of input test vectors.
Output: S = Sequence of input test vectors.
Let T
′
= T 11 , T
′
2 ,.. T
′
n be an ordering of input test vectors such1
that the number of don‘t cares in T
′
i ≤ the number of don‘t
cares in T
′
i+1, where 1 ≤ i < n.
Let current optimal value = ∞2
Let k = 03
Let exit flag = false4
while exit flag = false do5
Let k = k + 1 /* Interleaving size */6
Let S = ∅7
for i = 1 → 
 n
k+1
 do8
/* pick i
th vector from T
′
and append to
S */
S = S,T
′
i9
/* pick n− (i− 1) ∗ k th vector to
n− (i− 1) ∗ k − k + 1 th vector from T ′
and append to S */
S = S,T
′
n−(i−1)∗k, T
′
n−(i−1)∗k−1, ..T
′
n−(i−1)∗k−k+110
end11
Select all the vectors in T
′
which are not in S and add12
them to S, there can be at most k such vectors.
Let temp optimal value be the optimal bottleneck value13
computed on sequence S using Algorithm 2
if temp optimal value < current optimal value then14
current optimal value = temp optimal value;15
else16
exit flag = true;17
end18
end19
Result: return S
TABLE II
PEAK INPUT TOGGLES : TOOL-ORDERING WITH DIFFERENT FILLINGS.
CKT STANDS FOR CIRCUIT.
Ckt MT-ﬁll R-ﬁll 0-ﬁll 1-ﬁll B-ﬁll DP-ﬁll
b01 4 4 4 4 4 4
b02 4 4 4 4 4 4
b03 15 21 17 16 14 14
b04 41 50 47 45 39 39
b05 20 23 19 20 17 17
b06 4 4 5 4 4 4
b07 31 30 34 27 23 23
b08 20 20 20 18 14 12
b09 18 20 22 18 18 18
b10 12 19 17 15 10 10
b11 22 27 29 21 20 20
b12 63 76 62 89 59 58
b13 31 34 38 30 30 29
b14 181 180 194 159 157 156
b15 305 334 344 298 292 282
b17 916 923 943 880 871 841
b18 2134 2167 2251 2114 2066 2009
b19 3926 4099 4201 3955 3819 3753
b20 309 314 315 305 302 299
b21 317 307 315 305 276 260
b22 489 494 507 471 472 466
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(a) Number of Iterations vs Peak Input
Toggles
(b) Optimum Number of Iterations vs
log(n)
(c) Don’t care stretch statistics for
b19 circuit (Tool vs X-Stat [22] vs I-
Ordering)
Fig. 2. Algorithm Iterations
TABLE III
PEAK INPUT TOGGLES : XSTAT-ORDERING [22] WITH DIFFERENT
FILLINGS. CKT STANDS FOR CIRCUIT.
Ckt MT-ﬁll R-ﬁll 0-ﬁll 1-ﬁll B-ﬁll DP-ﬁll
b01 3 4 4 3 3 3
b02 4 4 4 4 4 4
b03 15 19 18 15 8 7
b04 45 52 47 43 25 24
b05 21 24 21 23 15 14
b06 5 4 5 5 5 4
b07 27 33 38 25 15 14
b08 16 20 18 15 8 7
b09 20 19 17 16 14 14
b10 14 20 16 14 10 7
b11 18 26 22 20 10 9
b12 60 76 99 68 31 31
b13 37 32 28 23 17 17
b14 181 164 208 152 79 79
b15 308 277 314 198 144 144
b17 912 774 953 680 421 421
b18 2130 1752 2200 1569 1011 1008
b19 3926 3457 4340 3168 1877 1877
b20 314 291 352 297 152 152
b21 288 290 346 237 130 130
b22 483 419 475 440 237 234
of the proposed test vector ordering technique (I-ordering) under
different X-ﬁlling schemes explained previously including DP-ﬁll.
Table IV shows the results for the same. It can be seen that DP-
ﬁll method consistently performed better than all the other X-ﬁlling
methods under the proposed I-ordering scheme. Additionally, it can
be observed from Tables II, III and IV that the combination of
I-ordering + DP-ﬁll is most effective in reducing peak toggles,
especially for the larger circuits. Next, we will compare I-ordering
+ DP-ﬁll with other existing technique in the literature.
Table V shows the peak input toggles comparison between the
proposed technique and best known existing techniques. Column 1
shows the minimum peak input toggles obtained among all afore-
mentioned X-ﬁlling methods, under test vector ordering given by
the TetraMaxTM tool. Columns 2, 3 and 4 show minimum peak
input toggles obtained using the techniques proposed in [20], [21]
and [22] respectively. Columns 6-9 of this table show the percentage
TABLE IV
PEAK INPUT TOGGLES : I-ORDERING WITH DIFFERENT FILLINGS. CKT
STANDS FOR CIRCUIT.
Ckt MT-ﬁll R-ﬁll 0-ﬁll 1-ﬁll B-ﬁll DP-ﬁll
b01 3 4 4 3 3 3
b02 3 3 3 3 3 3
b03 12 19 15 15 8 6
b04 41 45 43 39 23 15
b05 20 22 21 23 15 14
b06 4 4 4 4 4 4
b07 24 31 38 23 15 11
b08 16 18 16 14 8 6
b09 14 18 16 16 11 11
b10 10 18 14 13 9 7
b11 15 25 22 18 10 9
b12 59 72 99 65 30 15
b13 28 31 28 23 15 10
b14 168 158 208 148 77 40
b15 296 267 314 193 141 33
b17 882 770 953 676 419 85
b18 2030 1741 2200 1550 980 232
b19 3862 3436 4340 3167 1871 364
b20 301 285 352 284 143 65
b21 280 286 333 237 129 67
b22 451 409 475 425 210 91
improvement of proposed I-ordering + DP-ﬁll technique over these
best known low power techniques for the LOS scheme. It is evident
that the proposed technique outperforms all the existing techniques
for most of the benchmark circuits and the percentage improvement
consistently increases with increase in circuit size.
Tables II, III and IV correspond to different X-ﬁllings for a given
ordering. So, in all cases DP-ﬁll gave the optimal solution of lowest
peak input toggles for all the benchmarks. On the other hand,
the orderings employed by the techniques proposed in [20], [21]
or [22] need not necessarily be same as I-ordering. Thus, unlike
earlier comparisons made in tables II, III and IV, we cannot give
a performance guarantee for I-ordering + DP-ﬁll over techniques
proposed in [20], [21] or [22]. However, it is interesting to note from
Table V that the proposed I-ordering + DP-ﬁll technique actually
outperforms all the these techniques for most of the benchmarks
and the percentage improvement increases with increase in circuit
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size. This is because I-ordering as well as DP-ﬁll are both designed
for reducing peak toggles when test sets are dominated by don’t cares
and practically the test sets of most of these circuits are dominated
by don‘t cares as shown earlier in Table I.
TABLE V
PEAK INPUT TOGGLES : COMPARISON OF PROPOSED I-Ordering + DP-ﬁll
METHOD OVER EXISTING Ordering + X-ﬁlling METHODS
Peak Input Toggles %Improvement over
Ckt Tool ISA Adj-ﬁll XStat Proposed Tool ISA Adj-ﬁll XStat
[20] [21] [22] [20] [21] [22]
b01 4 2 4 3 3 25 -50 25 0
b02 4 1 3 4 3 25 -200 0 25
b03 14 8 6 8 6 57.1 25 0 25
b04 39 31 29 25 15 61.5 51.6 48.3 40
b05 17 12 19 15 14 17.6 -16.7 26.3 6.7
b06 4 2 4 4 4 0 -100 0 0
b07 23 18 17 15 11 52.2 38.9 35.3 26.7
b08 14 10 9 8 6 57.1 40 33.3 25
b09 18 11 17 14 11 38.9 0 35.3 21.4
b10 10 9 9 10 7 30 22.2 22.2 30
b11 20 12 18 10 9 55 25 50 10
b12 59 46 77 31 15 74.6 67.4 80.5 51.6
b13 30 20 26 17 10 66.7 50 61.5 41.2
b14 157 89 69 79 40 74.5 55.1 42 49.4
b15 292 172 149 144 33 88.7 80.8 77.9 77.1
b17 871 573 438 421 85 90.2 85.2 80.6 79.8
b18 2066 1384 1065 1011 232 88.8 83.2 78.2 77.1
b19 3819 2609 2100 1877 364 90.5 86 82.7 80.6
b20 302 214 198 152 65 78.5 69.6 67.2 57.2
b21 276 181 182 130 67 75.7 63 63.2 48.5
b22 471 324 232 237 91 80.7 71.9 60.8 61.6
Table VI shows the comparisons of actual peak power dissipation
during test, between the proposed technique and the existing tech-
niques. It can be observed that similar to peak toggles savings, the
proposed technique performs better than all the existing techniques
in peak power savings for most of the benchmarks and percentage
improvement increases with increase in circuit size. This can be
attributed to well known fact that there is a good correlation between
input toggles and circuit toggles, as explained in [20]. Additionally,
we can observe that the magnitude of improvement in tables V and
VI is not same. The difference is due to the fact that the relation
between input toggles and circuit toggles is not perfectly linear and
while computing actual power dissipation of the circuit, we need to
take interconnect capacitances into account. However, our proposed
technique outperforms all the existing techniques considerably, in
both peak input toggles as well as actual peak circuit power.
TABLE VI
PEAK CIRCUIT POWER (IN μW ): COMPARISON OF PROPOSED I-Ordering
+ DP-ﬁll METHOD OVER EXISTING Ordering + X-ﬁlling METHODS
Peak Circuit Power %Improvement over
Ckt Tool ISA Adj-ﬁll XStat Proposed Tool ISA Adj-ﬁll XStat
[20] [21] [22] [20] [21] [22]
b01 3.8 2.3 3.3 3.1 3.1 18.8 -33.1 6.1 0
b02 2.4 1.5 2.8 2.6 2.6 -6.2 -68.3 7.3 0
b03 5.6 4 4.6 3.9 4.2 25 -5.5 9.2 -5.6
b04 17.2 17.1 15.8 16.9 14.8 14 13.9 6.6 12.7
b05 15.6 13.6 16.4 14.6 14.9 4.4 -9.8 9 -2
b06 4.4 2.6 4.4 4.3 4.4 0.9 -67.2 -0.1 -1.7
b07 15.7 14.8 13.1 14.6 13.3 15.7 10.6 -1.5 8.9
b08 7.8 6.8 8.1 7.7 6.3 18.5 6.8 21.5 18.1
b09 9.8 8.4 10.7 8.9 7.4 24.7 12.1 30.8 17.2
b10 9.3 8.8 9 8.7 8.2 11.6 6.5 9.2 6.3
b11 16.4 15.4 15.2 14.6 13.9 15.2 9.6 8.9 4.8
b12 56.5 49.4 58.4 39.3 36.4 35.5 26.3 37.6 7.2
b13 18 13.7 15.1 14.7 10.9 39.4 20.1 27.6 25.3
b14 99.3 101.7 99 86.5 85.4 14 16.1 13.8 1.3
b15 197.1 171 155.3 140.4 122 38.1 28.7 21.4 13.1
b17 1085.5 847.1 665.5 641.7 431.6 60.2 49.1 35.1 32.7
b18 3350.7 2405.3 2012.2 1761 1192 64.4 50.4 40.8 32.3
b19 7621.6 6708.3 5885 4135 2699.4 64.6 59.8 54.1 34.7
b20 252.8 243 214.8 202.6 195.3 22.7 19.6 9.1 3.6
b21 248.4 226.1 223.8 183.2 166.4 33 26.4 25.6 9.2
b22 395.6 372.8 328.9 304.8 277.1 30 25.7 15.8 9.1
VIII. CONCLUSIONS
We address the problem of excessive peak capture power that leads
to false delay failures. Since the test cubes are dominated by X-bits
and there is a good correlation of input toggles to circuit toggles, X-
ﬁlling is very effective for reducing peak capture power. We map the
problem of optimal X-ﬁlling to a variant of interval coloring problem,
so as to minimize peak input toggles of the circuit. This algorithm
leads to signiﬁcant reductions in peak capture power dissipated inside
the circuit. To the best of our knowledge, this is the ﬁrst ever reported
X-ﬁlling algorithm that is optimal.
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